CoWoS‑S vs CoWoS‑R: Key Differences

CoWoS-S and CoWoS-R are two variants of TSMC Chip-on-Wafer-on-Substrate advanced packaging platform. Both are built to combine high-performance processors, chiplets and HBM (high-bandwidth memory) into a single package. By shortening electrical connections between computing and memory components, they deliver far higher bandwidth and better energy efficiency than traditional packaging solutions. The core difference between the two lies in the material and structure of the interposer that connects all chips inside the package.

Deep Dive Into CoWoS-S: Features, Benefits and Limitations

The “S” in CoWoS-S stands for silicon, as this technology uses a silicon interposer as its core connecting component. Logic dies and HBM stacks are mounted on a large silicon slab etched with extremely dense metal wiring. Through-silicon vias (TSVs) transmit electrical signals and power vertically through the interposer to the package substrate below. Since semiconductor manufacturing processes can create ultra-fine wiring on silicon, CoWoS-S offers exceptional interconnection density. TSMC also integrates embedded deep-trench capacitors into the silicon interposer, which helps stabilize power delivery for high-demand processors.

Use Cases for CoWoS-S

These unique features make CoWoS-S ideal for systems that require the highest possible communication density between processors and memory. First launched into production in 2012, this mature silicon-based design is widely used in high-performance computing (HPC) and artificial intelligence accelerators. TSMC confirms current CoWoS-S technology supports silicon interposers up to roughly 3.3 reticle sizes, or around 2700 square millimeters.

Limitations of CoWoS-S

However, manufacturing very large silicon interposers is technically complex and costly. The interposer has to be produced with standard wafer fabrication equipment, and its dimensions are restricted by lithography limits, wafer processing constraints, yield rates and mechanical stability factors. As packages grow larger to fit more computing dies and HBM stacks, producing a single defect-free silicon interposer becomes increasingly challenging.

Deep Dive Into CoWoS-R: Features, Benefits and Tradeoffs

CoWoS-R was developed to solve the scaling limitations of CoWoS-S, by replacing the silicon interposer with a redistribution-layer (RDL) interposer. The \”R\” in its name refers directly to RDL. Instead of being cut from a solid silicon wafer, this interposer is primarily made of polymer dielectric layers and copper wiring. TSMC launched CoWoS-R into volume production in 2023, and its current RDL interposer supports routing with a minimum pitch of 4 micrometers, equal to roughly 2 micrometers each for copper lines and spacing.

Core Advantages of CoWoS-R

The RDL structure is far less rigid than silicon. Its mechanical flexibility helps absorb stress caused by thermal expansion differences between chips, the interposer and the organic package substrate, which improves the reliability of the C4 solder joints that connect the interposer to the substrate. TSMC research shows multiple RDL layers act as an effective stress buffer, delivering strong joint reliability for large heterogeneous packages.

CoWoS-R also offers far better package size scalability. TSMC recommends using CoWoS-R or CoWoS-L when the required interposer size exceeds around 3.3 reticle sizes. This makes the RDL platform a perfect fit for extremely large AI and HPC packages that hold large numbers of chiplets or memory stacks. Its copper routing delivers solid signal and power integrity, while eliminating the need to manufacture an oversized silicon interposer.

Tradeoffs of CoWoS-R

The main tradeoff is that CoWoS-R does not offer the same level of interconnect density or integrated capacitor functionality as a full silicon interposer.

Final Verdict: Which Technology Fits Your Needs?

CoWoS-S is the stronger choice when maximum wiring density, proven mature performance and tightly integrated power delivery features are your top priorities. CoWoS-R is a better fit if package size, mechanical flexibility, scalability and simpler large-area manufacturing are more critical for your use case. Both support advanced heterogeneous integration, but they address distinct engineering challenges for modern AI and high-performance computing systems.

Related Articles

• TSMC CoPoS Versus Intel EMIB Semiconductor Packaging
• TSMC CoWoS versus Intel EMIB Semiconductor Packaging
• TSMC A16 Backside Power at VLSI 2026