Imec 300mm RF Si interposer enables III‑V chiplets for 6G

Global wireless systems are moving fast toward 6G. Demand is also rising for satellite links, high-resolution automotive radar, and precision sensing. A major bottleneck is packaging: it’s hard to combine different semiconductor technologies into one working module.

Silicon CMOS is still the standard for digital control and processing. But III-V materials (GaN, InP, GaAs) deliver much better RF power and high-frequency performance. The key challenge is integrating CMOS and III-V together in one platform.

Imec’s Breakthrough 300mm RF Silicon Interposer Platform

Imec reports a major step forward with an upgraded 300mm RF silicon interposer. The platform brings together:

• High-density metal–insulator–metal capacitors (MIMCAPs)
• Full passive-device modeling
• Laser-assisted chiplet bonding

Together, these enable scalable integration of III-V chiplets with existing Si-CMOS manufacturing.

Core Foundation: CMOS-Compatible RF Interposer Design

The interposer is built on 300mm silicon wafers using CMOS-compatible processes. It is more than a carrier substrate. It provides dense routing, controlled impedance interconnects, and integrated passives. This lets teams split systems into optimized chiplets, each built in the best-suited technology, while maintaining strong electrical performance.

Embedded High-Density MIMCAPs for Improved RF Performance

Imec embeds high-density MIM capacitors inside the interposer stack. These capacitors support local energy storage, filtering, impedance matching, and signal conditioning. Because they sit close to the circuits, they reduce parasitics and improve power integrity. They also help compact RF front ends and support mmWave and sub-THz designs.

Accurate Passive Component Modeling for High-Frequency Design

Imec also provides accurate EM and circuit models for interposer passives. The models cover capacitors, lines, inductors, and complex routing. This allows early co-optimization of chiplets, interconnects, and passives. It matters especially above 100 GHz, where small parasitics can strongly affect gain, noise, linearity, and efficiency.

Laser-Assisted Bonding for Low-Stress Heterogeneous Chiplet Assembly

Laser-assisted bonding heats only the bonding interface, not the whole device. That reduces stress, damage risk, and alignment errors compared with conventional thermal bonding.

This is critical for attaching III-V devices to silicon, because the materials expand differently with heat. Localized heating lowers thermomechanical stress and improves yield. It also supports fine-pitch interconnects needed for high bandwidth and good signal integrity.

Real-World Impact for Next-Gen Semiconductor Systems

With embedded MIMCAPs, strong modeling, and laser bonding, the interposer becomes a true high-performance integration layer. Teams can combine Si-CMOS compute/control with III-V RF power amplifiers, LNAs, photonics, and sensors in one package—while preserving the strengths of each technology.

Key Takeaway for Industry Applications

For wireless infrastructure, satellites, automotive radar, and sensing, heterogeneous chiplet integration is a practical alternative to monolithic scaling. Imec’s work shows that 300mm silicon interposers can be the backbone for next-generation mixed-technology systems.

Related Articles You May Find Useful

• Feed Forward Intelligence: Enabling Testability in the Chiplets Era
• Synopsys Unifies Electrical, Thermal, Mechanical, and Optical Analysis with Multiphysics Fusion Solutions
• Technical Paper: FPGA Prototyping That Creates Useful PreSilicon Evidence